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Introduction
The spot price of polysilicon, which peaked in 2008 ($475/kg), has been relatively flat in the last five years (<$20/kg) [1] . However, in a scenario of rapid growth, materials cost and CapEx will determine the growth pace [2] . Silicon is the largest single cost-component of a module and over half of total module, capex lies in feedstock production, crystallization, and wafering [3] . The wafer requirements to produce high efficiency solar cells limit the usage of n-type ingot to as much as 75%, due to non-uniform resistivity and oxygen concentration across the ingot 
The spot price of polysilicon, which peaked in 2008 ($475/kg), has been relatively flat in the last five years (<$20/kg) [1] . However, in a scenario of rapid growth, materials cost and CapEx will determine the growth pace [2] . Silicon is the largest single cost-component of a module and over half of total module, capex lies in feedstock production, crystallization, and wafering [3] . The wafer requirements to produce high efficiency solar cells limit the usage of n-type ingot to as much as 75%, due to non-uniform resistivity and oxygen concentration across the ingot André Augusto / Energy Procedia 00 (2017) 000-000 [4] . Thinner wafers are a pathway to lower manufacturing cost and CapEx without compromising efficiency. By combining suitable light trapping and high-quality passivation, the optimum wafer thickness is estimated to be below 110 µm, depending on the resistivity of the wafer and dopant type [5] . For very high-resistivity (>50 Ωcm) and ndoped wafer the optimum thickness is around 100 µm, while for lower resistivities (<5 Ωcm) the optimum thickness is around 50µm [6] . Thinner solar cells operate at higher voltages, as the excess carrier density increases inversely with the thickness. They are also inherently more defect-tolerant (shorter diffusion lengths required for excellent carrier collection), an opportunity to increase ingot usage, and to use more defective and lower-cost materials (e.g. UMG-Si).
Decreasing the thickness carries new challenges including fabrication yield. Microcracks induced during the sawing process and handling are the main cause of breakage [7] . Recently [8] CEA-INES, presented their results on integration of 80 µm-thick wafers in their existing silicon heterojunction pilot line, showing efficiencies comparable to cells manufacture on standard wafers. Moreover, they claim with minor adjustments they could run 80 µm-thick cells in their pilot line.
In this work, we present the recombination mechanism at open-circuit voltage and at maximum power point for thin silicon heterojunction solar cells, and we discuss the potential of using more defective materials to manufacture thin solar cells.
Experimental details
At the Arizona State University pilot-line, thin heterojunction solar cells are prepared on commercial grade ntype CZ wafers with 3-5 Ωcm resistivity and initial thickness of 200 µm. The wafers are thinned and textured using alkaline wet etching, followed by wet chemical cleaning and conditioning. The heterojunction is formed using plasma enhanced chemical vapor deposition to grow intrinsic and doped hydrogenated amorphous layers (5-10 nm), forming a pi/CZ/in stack. Indium tin oxide (ITO) is sputtered on both sides of the wafer, and silver on the rear as a mirror and rear contact, 
Results and discussion

Recombination modeling
To study the recombination mechanism in our cells, the effective minority-carrier lifetime is measured using the QSSPC technique after forming the pi/CZ/in stack on wafers with different thicknesses. The effective minoritycarrier lifetime is than modeled and broken down into its component parts: Auger, radiative, Shockley-Read-Hall (SRH) and front and rear surfaces lifetimes, Fig. 2 . The Auger and radiative lifetimes are calculated using Richter parametrization [9] , which includes the Schenk bandgap narrowing model [10] and injection dependent radiative recombination [11] . SRH recombination was calculated using a standard SRH model with symmetric recombination parameters for electrons and holes and a single trap state in the middle of the bandgap. The bulk lifetime is measured in sister samples using thick intrinsic amorphous passivation to suppress surface recombination. The surface lifetimes are fitted to the experimental data. According to our modeling, at open-circuit voltage (V OC ) the recombination is dominated by Auger and surface, representing nearly 90% of the total. At maximum power point (MPP) the surface is responsible for 50 to 80% of the recombination, the surface contribution increases inversely with the bulk thickness. Table 1 summarizes the most important results from lifetime measurements. The wafers with different bulk lifetimes but similar thicknesses show very similar performances, including implied-V OC (iV OC ) and implied-fill factor (iFF). Table 1 . Parameters calculated from the QSSPC measurements and modeling of Fig. 1. 
Device performance
After ITO and rear silver sputtering, we measured, using Suns-V OC technique, the V OC of samples manufactured with n-type CZ wafers with different bulk lifetimes, resistivities, and thicknesses (170 µm and 60 µm). The generation current is obtained from external quantum efficiency (EQE) measurements, and then the pseudoefficiency is calculated. Lower quality CZ material shows bulk lifetimes of 1 ms at 10 15 cm -3 carrier density and resistivity of 2.8 Ω cm, Fig. 3 ., and standard CZ material shows bulk lifetimes of 2.5 ms and resistivity of 3.5 Ω cm. André Augusto / Energy Procedia 00 (2017) 000-000 Preliminary simulation results indicate a practical path to reach 24% efficiencies for thin cells with lower quality n-type CZ. Optimization of the ITO sputtering is necessary to mitigate damage in V OC and to reduce parasitic light absorption in the blue region. To increase further the current, we need to apply more advanced light-trapping schemes to improve the performance in the infrared [13] .
Conclusions
We experimentally demonstrate that thin silicon heterojunction cells enable the use of more defective material to manufacture high-performance devices. With standard CZ material, thick cells perform better than thin cells, due to current losses in the infrared. For lower quality CZ material, thin cells perform better than thick cells, despite the lower generation current of thin cells. The gains in voltage of using thinner wafers are significantly higher for the lower quality CZ material (∆V=25 mV) than for standard CZ material (∆V=10 mV). Further improvements to prevent sputtering damaging and more advanced light trapping to increase generation current are required to unveil the full potential of thinner cells.
